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ON CLOCK ROUTING TECHNIQUES FOR VLSI SYNCHRONOUS
SYSTEMS

Wasim A. Khan, M.S.
Western Michigan University, 1993
The clock signal is vital in maintaining proper dataflow in a synchronous
system and thus the total throughput of a high performance system depends on the
frequency of the clock. The clock frequency is determined m ainly by clock skew,
clock delay, planarity and total wire length of the clock tree. As a result, clock
routing has received significant attention in recent years. Most of the research has
concentrated on elimination of clock skew while minimizing the total wirelength
of the clock tree. The problem of maintaining planarity and minimizing clock
delay has received little or no attention.
In this thesis, we develop a clock distribution scheme for high performance
systems which maximizes the operating clock frequency. We develop an algo
rithm which routes a planar clock tree with zero skew, minimum source to sink
pathlength, and minimal total wirelength. The algorithm also provides a smooth
tradeoff between maximum source to sink pathlength and total wirelength while
keeping the clock skew at zero.
In many microprocessor designs, multi-phase clocks are used for improved
system design. The problem of routing multiple clock is more complicated than
a single clock because in multiple clock systems we need to minimize not only
the clock skew within a clock but we also minimize cross skew between different
clocks. In this thesis, we present a clock routing technique for routing two phase
clock.
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CHAPTER I
INTRODUCTION
Over the past few years, clock routing has gained much attention and
extensive research on clock skew optimization has led to significant development [2,
5, 9 ,1 1 ,1 3 ]. The major objective is to achieve the design objective of running the
chips at highest possible clock frequency. The clock frequency depends on four
factors: the clock skew, maximum delay in the clock tree, the total wirelength, and
the planarity of the clock tree. The clock skew is caused by the difference in the
arrival times of the clock signal at different circuit elements. Clock skew reduces
the clock frequency since clock period must be increased to account for late arrival
of clock signal at certain circuit elements. The maximum delay in the clock tree
also plays a key role in determining the clock frequency, since clock signal must
arrive at all unbuffered segments of the clock tree within the clock period. Thus,
the delay in the longest source-to-sink path forms a lower bound on the clock
period. The maximum delay in the clock is increasing due to increased chip size
and higher RC constant due to thinner metal lines. Total wirelength also plays a
major role in determining the clock frequency. Larger total wirelength leads to
higher loading capacitance at the clock driver. Finally, Planarity is another factor
which effects the clock frequency.

Planarity of clock tree guarantees that the

clock can be routed in the same metal layer thereby maintaining the uniformity of
the electrical parameters. All previous researches considered each of these factors
independently.
Routing a clock is based on the tradeoff between wirelength and longest
path while keeping the zero skew in the planar clock tree. Jackson, Srinivasan,
and Kuh [9] presented a clock routing algorithm for circuits with small cells. Their
algorithm recursively partitions a circuit into two equal parts and then connects

1
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the center of mass of the whole circuit to the centers of mass of the two sub-circuits.
Cong, Kahng, and Robins [2] presented a binary tree based routing scheme. In this
approach clock routing is achieved by constructing binary trees using recursive
geometric matching.

All of these schemes attempt to minimize the skew and

total wirelength, while ignoring the clock delay caused by the longest source-tosink path in the clock tree. The clock delay is, however, equally important in
determining the clock frequency. The clock trees with longer paths have larger
clock periods and, therefore, operate on lower frequency. For example, consider
the clock tree, as shown in Figure 1(a). This clock tree, generated by recursive
geometric matching-based (RGM) algorithm [2], has zero skew but the maximum
delay is 7 units. Figure 1(b) shows another clock tree for the same example and
yields zero skew but the maximum delay is 5 units. Also note that the total
wirelength in Figure 1(a) is 27 units as compared to that in Figure 1(b), which
is just 18 units. In addition to the wirelength, the schemes listed above do not
achieve planar routing. It is extremely difficult to achieve zero skew in a nonplanar clock tree, because of the non-uniform electrical parameters in different
layers. Recently, Dai and Zhu [11] has proposed a new scheme which routes the
clock with zero skew in a planar fashion and minimizes the longest source to sink
path. However, this result is obtained at the cost of large wirelength. Thus we
need to develop an algorithm which minimizes total wirelength, minimizes longest
path, and completes the routing in a planar fashion with zero skew. In this thesis,
we present a clock routing algorithm which routes the clock in planar fashion with
minimum clock delay.
The clock signal is generated external to the chip and provided to the
chip through the clock entry point. Each functional unit which needs the clock
is interconnected to the clock entry point by the clock net. Each functional unit
performs a series of logic functions and waits for the clock signal to pass its results
to another unit before the next processing cycle. The clock controls the flow of
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Figure 1. (a) A Clock Tree Generated by RGM, (b) An Optimal Clock Tree.

information within the system. In high performance systems, the clock frequency
depends not only on skew but also on the time to communicate between functional
elements and the time to distribute a clock signal over all elements. The clock
distribution network is usually represented as a rooted tree, called a clock tree.
Therefore, the clock period is determined by the maximum difference in the arrival
times at two different leaves (takew), the time to distribute the clock signal in clock
tree

(dmaz)and the time taken by one leaf to propagate its output to another leaf

(A ). Therefore, for a high performance system, the clock period is determined by
t p ^ m a x ^ o s .A .U e * ,)

(1 .1 )

For a combinational logic, however, the clock period, tp, should satisfy the follow
ing inequality [6]
tp > td + takew + t su + tda

(1-2)

where td is the delay on the longest path through combinational logic, t 3kew is
the clock skew, t au is the set up time of the synchronizing elements (assuming
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that synchronizing elements are edge-triggered), and t<u is the propagation delay
within the synchronizing elements.
The communication time between two functional elements is inversely pro
portional to the feature size. However, the time to distribute a clock event in
a clock tree, which is determined by the longest path (longest root-to-leaf path)
in the clock tree, should be given due consideration in high performance system.
This is due to the fact that as the chip size increases, critical nets like clock nets
become more critical. Longer clock nets lead to large RC delay which causes in
low rise tim e and clock pulse fails to attain sufficient amplitude at high frequency.
Therefore, the length of the longest path determines the clock period and hence
the frequency. To overcome this problem, two major approaches have been used.
One, referred to as structural approach, uses higher level design methodologies
(such as systolic arrays [7]). The other, referred to as circuit design approach,
improves the delay by inserting buffers in clock lines. The clock delay minimiza
tion is necessary in both the unbuffered clock trees and buffered clock trees, as
discussed below.

1.1

Clock Delay in Unbuffered Clock Trees

As mentioned above, since the length of the longest path in a clock tree
determines the system performance, it is necessary to minimize the longest path.
If the clock tree has zero skew and is unbuffered, the minimum clock period is
determined by the delay in the longest path.
tp > dmax > l x r x c

where I is the length of the longest path, r is the per unit resistance and c is the
per unit capacitance. Thus, in order to maximize the frequency, length of the
longest path has to be minimized. The issue of longest path is important in large
designs because it not only contributes to the larger clock delays but also causes
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some electrical problems due to damping and reflection phenomena. In todays
chips of 25 x 25 mm, the longest path becomes very critical.

1.2

Clock Delay in Buffered Clock Trees

In case of large designs, it becomes difficult to drive the clock lines at the
desired speed, because of the time needed to bring long wires to an equipotential
state. In such cases, long clock lines are buffered. Buffer insertion in clock lines can
be realized in two ways. One way is to insert equally spaced minimum-size buffers
in long clock lines. Another way is to insert a chain of buffers called as cascadded
buffers. The buffers restore the clock signal and prevent noise propagation. At the
same time buffer occupy area and consume significant power (and hence dissipate
heat). It is, therefore, desirable that the number of buffers, w, placed in clock line
be minimum. If buffers are equally placed in the clock lines, the clock period is
given by
tp = ^

(1.3)

w

The number of buffers in a clock tree can, therefore, be minimized by minimizing
the length of the longest path in the clock tree.
Before we present our proposed clock routing algorithm, let us formulate
the clock routing problem.
D e fin itio n 1 Given a clock source,

sq,

and a se t of clock term inals (sinks), S =

{si,S 2 , . . s„}. A c-path from clock source So to a clock term inal Si, denoted as
0 ) si)i

is a sequence o f edges in a steiner tree.
i-1
&c(s0, Si) = e (s0,p i) +

e(Pj.P>+i) + e(Pf> *0
j=i

Where e(pj,pj+ 1 ) is an edge from steiner point p , to pJ+1, which lie on the
unique path 6c(s0,Si).

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

The cost of a c-path is the sum of the lengths of all intermediate edges which
lie on a unique c-path. T he cost or delay in a c-path is denoted as delay ( sq, s*)
and is given as:
j- i

delay(s0, si) = dela y(s0,p i) + 5 3 delay (p j,p j+ i) + delay(pt, si)
i= i
The total cost (or total delay), A T , in a clock tree T is given as:
n

A T = 5 3 delay(s0, si)
i= 1

D e fin itio n 2 A clock tree T rooted at clock source so is a tuple of c-paths from
sq

to each s,- 1 < i < n . The rectilinear distance from so to each s, is denoted as

d ist(so,S i). Then the radius o f clock tree, <tt , is defined as
ot

= m ax(d ist(s ot Si),

1 < i < n)

D e fin itio n 3 Given a clock source so and a set of clock terminals, S = {si,S 2 , . . .,s„ )
The Planar Clock Routing Problem (PC R P) is to find a planar clock tree such that
1. <tt is minimized.
2. delay(so, si) =

ot

3. A T is minimized.
D e fin itio n 4 Given a set

of clock sinks (terminals), S = { s i, S2 , . . . , s„}, each

clock term inal is defined by a unique x y coordinate, Si = (x,, y,). A bounding box,
B is form ed such that
x i = m in(x,)
x<i = m ax(xj)
B is then defined by

l < i < n

& y i = min(yj) 1 < i < n

1 < * < n & x2 = ma.x(yi) 1 < i < n
& (®2 >l/2 )- The center of the bounding box is the

clock source, sq. The clock terminal, which is farthest from sq determines

ctt-
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CHAPTER II
MINIMUM DELAY ZERO SKEW PLANAR CLOCK ROUTING
As mentioned earlier, non-planar clock trees are routed in different metal
layer which makes clock skew and longest source-to-sink path worse. The existing
approaches for routing clock nets can be classified as : the bottom-up approach
and the top-down approach. Both approaches achieve zero skew, but the layouts
obtained by each of the approaches are different in terms of wirelength and longest
source-to-sink path. The bottom up approach generates clock layouts with mini
mal total wirelength, but the layout is non-planar and the longest source-to-sink
path is more. In top down approach, on the other hand, the clock layouts have
shorter maximum source-to-sink path, are planar, but have large total wirelengths.
Therefore, our approach is a Combined Bottom -up A nd Top-down (COM BAT)
approach. The CO M BAT approach achieves zero skew planar clock routing with
minimal wirelength and shortest maximum path. Following is an overview of the
proposed algorithm.

2.1

Overview of the Algorithm

In this section, we present an overview of the proposed algorithm for zero
skew planar clock routing with minimal delay and reduced wirelength. The pro
posed algorithm has four key phases: (1) Defining and routing the regions (Inter
region routing), (2) Routing each region to get planar clock tree, (3) Steiner
wirelength minimization, and (4) Delay reduction by inserting buffers.
In the first phase, we partition the region into different regions. The parti
tioning of the plane is achieved by the horizontal-vertical (H -V ) partitioning. The
layout area is partitioned into 2fc different regions, for any value of &, 1 < k < log n
(typically, k ranges from 1 to 7). The second phase deals with the planar routing
7
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8
in each region. After all regions are routed in a planar fashion, we further mini
mize the total wirelength in the third phase. The third phase deals with merging
of leaves of the clock tree produced in second phase. Finally, in the fourth phase,
we minimize aT - the maximum clock delay, by inserting buffers in the clock tree.
The formal algorithm fc-Planar Clock Tree, denoted as k-P C T , is given as follows.
The details of the algorithm are discussed in the subsequent sections.
Algorithm fc-PCT( )
Input: A set of clock sinks (terminals), S = { s i, S2» • • • >5»} and k
Output: Planar clock tree T with minimal total wirelength

B e g in Algorithm
B *— F in dJ3ou n din g.B ox(S ) /* B is bounding box * /
set d to a:-direction /* d represents x or y direction,
for k = 1 to log(n)
R *- D e fin e J te g io n s(S , k , d); /* R = {jRlf i?2, . . . ,

Rm}*/

for each Ri G R do
Ti = P la n a r-W ire-M in {R i, ay);
o u tp u t T k\
select k such that I V = min(rTi),

1 < I < log(trr)

for each Ri 6 R d o
i f Ti is non-separable
T( «— S te in er.W ire-M in (T i)\
B u f ferJ n se rti< m (T )\
o u tp u t T;
E n d Algorithm
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2.2 Details of Algorithm fc-PCT
In this section, we present details of our proposed algorithm fc-PCT. The
details include the description of the key procedures involved in the algorithm
fc-PCT.
2.2.1 Defining and Routing the Regions
The procedure D e f in e -Regions partitions the layout area into different
regions i.e. H = {H i, J?2 , . . . , R m} , where 1 < m < 2fc. Note that the bounding
box B is defined by the farthest point in the region, therefore, any clock terminal
which resides in the bounding box, can always achieve o r (Theorem 2). Routing
to the region centers is performed by constructing an H-tree, recursively. Let fc be
the number of levels of H-tree. Then, the total number of regions formed by H-V
partitioning is 2*. Each region Ri has a leaf of H-tree as a center {x'c, y'c) to that
region. Symmetric nature of H-tree guarantees zero skew clock routing upto the
centers of each of the regions. Let S = { s i, S2 , . . . , sn} be the set of clock sinks.
Each clock sink s< is represented by (®,-, y,). Assume that S is first divided into Hi
and f ?2 in x-direction. The center of Hi and H2 are then routed. The regions Hi
and R 2 are then recursively split in y-direction (the direction orthogonal to the
previous). This procedure is continued fc times. The pseudo-code of the procedure
is shown below.
/* Procedure D e fin e J ie g io n s (S ,k ,d ) * /
Input: A set of clock sinks (terminals), S, fc, and d
Output: R = {H i, H2, . . . , Hro}, where 1 < m < 2fc.
H=0;
B e g in Procedure
if fc < 0 return(R );
e lse

xo “ ®c(5')j

x i = sJ(H i);

yo — yc(5)j

yi = y^(Hi);
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x2 = x2c{R i)]

y2 = y?(fl2);

connect (x0, y0) with (x 1,y 1) and (x2,y 2)
fc = fc -1;
d — d\

/* the direction reversed * /

D e fin e J te g io n (S , fc, d)
E n d Procedure

Lemma 1 The procedure DefineJiegions runs in 0(2*) tim e, where k is userdefined number of levels.
Consider an example shown in Figure 2. The layout is shown for different
values of fc. When fc is set at 0, we get the layout as shown in Figure 2(b). The
planar routing is performed as shown in Figure 2(c). If we set fc= l, we get two
(2*) regions (Figure 2(d)) and each region has an X-tree. The final layout achieved
after planar routing is shown in Figure 2(f)). Note that the algorithm reported
in [11] is a special case of our algorithm for fc=0.
2.2.2 Planar Wirelength Minimization Within a Region
The output of procedure D e fin e J ie g io n s is 2* regions routed in an Htree structure. In this way, we guarantee that the clock signal reaches to each of
the regions at the same time. The H-tree is constructed in a bottom-up fashion
and in each region, we perform planar routing in a top-down fashion such that
the maximum delay ay is achieved and all paths have equal delay to the regional
center. Let d* be the delay from the clock source to the regional center of Ri. As a
result, we must route all clock pins within R, with atmost d-, where d,- + dj = aT.
The center of each region partitions that region into four different sub-regions. An
Jf-tree, rooted at the center, is formed such that the radius (r x) is the diagonal
line joining the center to the corner of that region. To perform planar routing in a
region Ri, we route the clock pin which has maximum delay from center c,-. Next,
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Figure 2. Clock Layouts for Different Values of k.

we consider the clock pin which is farthest to the regional clock tree and route it
such that its path length is equal to d

In this manner, all clock pins in region

Ri are routed with zero skew and maximum total delay of cry. The pseudo-code
of this procedure is shown below.
/* Procedure P l a n a r . W i r e < T

t)

*/

Input: Region Ri and crT.
Output: % - a planar clock tree of region Ri.

Begin Procedure
if |

|< 0 return(Tj)

else
for all Si € Ri do

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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Figure 3. A Bounding Box in Rectilinear Geometry.

route S{ such that d ist(so t s,) = o t

R i - R { - Si
P la n a r.W ire -M in (R i, a?)
e n d Procedure
L e m m a 2 The procedure Planar.W ire.M in ( ) runs in 0 ( n 2), where n is the
number of clock sinks (term inals).
Consider an L x L area shown in Figure 3, having

sq as

the center. Let clock

sink Si be the farthest from so. Therefore, the delay from so to s,- is try. Since, in
rectilinear geometry, the distance is always measured on x-y axes, therefore
dist(so,S i) = dist(so,p,S i) = dist(so, q, s<)
It is, therefore, clear from the Figure 3 that no matter where a point p' lies on
the boundary of the box, Si remains at <j t from so> i-e., for any point p' on the
boundary

dist(s0,p',Si) = < tt
We, now state the following Lemma.
L em m a 3 Given a bounding box, let so and s,- be its opposite com ers. In rectilin
ear geometry , dist{sQ, Sj) = d ist(so,p ',s1), where p' be any point on the boundary
o f the box.
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T h e o r e m 1 For any L x L area, the procedure RegionaLTreeQ generates total
wirelength
*

n ~i

2k

I f k is even

r <(*-f)£+
[

I f k is odd

where k is the number of levels of H-tree and n is the total number of clock pins.
P r o o f:

Notice that procedure D e fin e J ie g io n s partitions the area such that the

total number of partitions (regions) for a fc-level H-tree is 2*. As stated above
that the maximum length from center of each region Ri is d\. It can be shown
that
if k is even

|f

if A: is odd

In the worst case, n clock terminals, in all 2* regions are routed with d!{ each.
Furthermore, the regions are routed in an H-tree structure, therefore, the length
of a fc-level H-tree contributes towards total wirelength. The length of a fc-level
H-tree is (k — | ) . Therefore, the total wirelength is bounded as
2?~r

If k is even

r<(fc-|)L +
If k is odd

□
Above inequality shows that the total wirelength is determined by the length of
fc-level H-tree and the length of X-tree in each region. The effect of k on total
wirelength is depicted in Figure 4. The total wirelength decreases as k increases.
For k > log(n) + 1, the total wirelength increases, therefore, k should be selected
such that

1

< k < log(n).

Consider an example o f eight clock terminals (sinks) in an L x L layout
area as shown in Figure 5. If we set k = 0 (Figure 5(a)), the layout obtained is
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similar to [11] and total wirelength is 6 L. However, if k increase, our algorithm
produces the layout as shown in Figure 5(b) and (c) for k =

1

and 2, respectively.

The total wirelength for k = 2 is 5.5L. Experimental results (Section 5) show that
upto

10

% reduction in total wirelength is achieved as compared to [1 1 ].

T h e o r e m 2 Given a region Ri with a center (x'c, y %
c). Each clock sink s3- € -ft,can always be routed such that dist(so,S j) = <Jt P r o o f:

As the bounding box B is formed such that the distance from the center

to any corner of that box is a?, therefore, as stated in Lemma 3, each region will
have an X-tree such that r x = try. Since, each region has an X-tree of radius err,
all clock terminals in that region can be routed such that for each clock sink Sj,
d^St(SQ, Sj) “ (Tj1.

□
2.2.3 Steiner Wirelength Minimization
In this section, we present details of steiner wirelength minimization method
which further reduces the wirelength, while converting the part of layout into rec
tilinear steiner tree. The wirelength minimization phase is performed in a bottom
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Figure 5. Algorithm fc-PCT for Eight Clock Pins.

up fashion starting at the lowest level (leaves) of the clock tree. Consider edges,
a, b ,c ,d as shown in Figure

6

(a). The layout is generated from the planar wire

length minimization phase, as discussed in above section. Two edges d and e are
merged first such that the layout is changed to rectilinear and the reduction in
wirelength is achieved (Figure

6

(b)). Secondly, the segment c and / are merged

as shown in Figure 6 (c),
If any two edges e\ and ez lie in non-adjacent (or opposite) quadrants, we
call such edges as separable edges and non-separable edges otherwise. If all edges
in a tree are separable, the clock tree is called as separable tree. A separable clock
tree is shown in Figure 7. We present the following lemma.
L e m m a 4 The Steiner.W ire.M in procedure results in m inim ization of total wire
length if the clock tree is non-separable.
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(a) Initial Layout, wirelenght = 27.6

(c) M erge at f, wirelength = 26.1

Figure

6

(b)M erge at e, wirelength ” 27.1

(d)Merge at g, wirelength = 24.1

. Wirelength Minimization

Figure 7. A Separable Clock Tree.
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Red.

90

(0

<e>

<d)
Figure

8

As an explanation of above

. Steiner Wirelength Minimization.

lemma, consider two leaves l\ and l2(Figure

8

(a)).

The edges of these leaves are represented by ej and e 2 . Let us analyze the position
of the leaves with respect to the quadrants. We have following cases:
C a se I:

Suppose both e\ and e2 lie in the same quadrant (Figure

8

(b)). We

examine the wirelength minimization in four quadrants. W ithout the loss of gen
erality, we assume that the parent edge of the leaves lie in the second quadrant.
Let L \ be the wirelength before minimization phase and L 2 be the wirelength after
minimization. If ei and e2 lie in the 1st quadrant, the reduction in the wirelength
(Figure 8 (c)) is given by
L \ = x i + yi + x 2 +

2/2

L 2 = x i + y 2 + (y i - y2) + (®i - x2)

=

yi + x2
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The totcil reduction SL is L i — L 2 = ®i +

2/2

Similarly, the wirelength can be minimized when h and l 2 lie in other quad
rants. However, the percentage reduction in wirelength reduces as the angle ‘p*
between ei & e2 increases (Figure 8 (d)).

C a se II:

Suppose both ei and e 2 lie in adjacent quadrants. In this case, we

assume that parent edge lies in second quadrant (Figure

8

(e)). First consider

that e\ and e 2 lie in first and second quadrant, respectively. Then wirelength
minimization is given as

Therefore, SL =

Li

=

xi + yi + x2 +

L2

=

Vi +

*2

2/2

+ (2/2 ~ 2/1 ) +

2/1

In most of the cases, the wirelength minimization deals with merging two
leaf nodes and converting their edges into rectilinear edges. But, in a more general
case, we might have i number of leaf nodes and we have to decide, out of these
leaf nodes, a sequence combination of leaf nodes , when merged, gives maximum
reduction in wirelength. Let us analyze the number of possible combinations.
Let fi be the number of valid sequences for combination of i leaf nodes. Let a
sequence be called odd (even) if /< is odd (even). Also assume that g(i) be the
number of valid sequences of i nodes and h(i) be the odd valid sequences. Thus,
g(i) will start with two leaves and followed by a sequence of (i — 2 ) leaf node
sequence. Similarly, h(i) will start with one leaf (which does not take part in the
sequence) and followed by a sequence of (i — 1) leaf node sequence. It is easy to
see that g ( 2 ) =

2

, h( 2 ) =

0

and g(3) =

1

, h(3) =

1.

Theorem 3 The number of valid sequences of i number of leaf nodes is given by
=

n

> 2
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P ro o f:

In order of construct a sequence of i leaf nodes, we have two choices.

1. To construct an even sequence of length i, we take first two nodes and append
all valid even sequences of of length (i — 2) and all valid odd sequence of
length (i — 2).
2. We construct an odd sequence by taking one leaf node and appending all
valid even sequences of length (i — 1 ).
These two conditions are expressed as
g{i)

=

g(i - 2) + h(i - 2)

h(i)

=

g(i — 1)

Since,
fi

=

g(i) + h(i)

=

g (i - 2) + h(i - 2) + g(i - 1)

=

f t- 2 + 9i- 1

Also g{i) = fi—2 >therefore
fi = f i- 2 + fi- 3
Solving this recursion, we get

Note that for large values o f i, second term of the above solution tends towards
zero, even for small values of i, as is the case in our problem, second term still
plays no dominant role.
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CHAPTER III
MULTIPLE PHASE CLOCK ROUTING
As discussed in Chapter I, the role of clock in digital systems is to synchro
nize the orderly and controlled flow of information by holding up the signal until
it is time for it to begin to move through the next stages of logic. In routing clock
signal, key parameters are (i) delay which a signal incurs while going from source
to sink and (ii) the skew between the arrival times of different clock terminals. If
U is the arrival time of clock signal as it travels from source to terminal i ( sink),
then clock skew, a , is defined as
a — max{fi | Vz = 1 , 2 , . . . , n} — min{f< | Vi = 1 , 2 , . . . , n }
Single-phase clocking scheme, as shown in Figure 9(a) is the most transistorefficient of all clocking schemes, but at the same time it is insidiously complex and
imposes unnecessary constraints on the speed of the logic elements in the block
of combinational logic. Let Tp = T i + T g, where Tp is the clock period, T g is
the time the clock is high, and Tjr is the time the clock is low. Signals propagate
through the combinational logic at different speeds depending on their logical
value. We are concerned with two extremes in time i.e., first, the time that it
takes the slowest valid logic signal to propagate through the logic block ( for the
clocking to be data-dependent, this propagation delay must be less than Tp) and
second, the shortest time it might take a signal to reach the output of the logic
block. This time must be greater than T g. Let t c l represent the range of com
binational logic delays, from the shortest invalid delay to the longest valid delay.
We then have
Tg <

tcl

< Tp

20

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

21

CL

CL

T, T ,i
‘ 2 |f l 3 T»

V V

Tp

(a)

I
r

lime

<b)

Figure 9. (a) The Single Phase Clocking, (b) The Two-phase Clocking.

which means that every delay through the combinational logic block must
be greater than T g and less than Tp. It is the two-sided nature of this constraint
that makes single-phase clocking so difficult to implement. Not only do we need
to worry about the critical slow path, but we must also find the critical fast path.
Circuit designing would then be very difficult because we not only have to make the
slow case fast enough, but also the fast case slow enough. In multiphase clocking
environment, however, we can be free of the two-sided constraint. Consider the
two-phase clocking scheme (Figure 9(b)), two clocks are represented by fa and
fa . T\ is the time that clock fa is high, T3 is the time that fa is high, T2 is the
low time between fa and f a , and T4 is the low time between fa and fa. Using the

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

22
same analysis, we find
tc l

< T i + Tz + T t

or
tc l < Tp — T2

where
Tp = T i + T 2 + T3 + T a
A signal starts to propagate through the combinational logic block at the
time that fa goes high, and must finish before fa goes low. Note that we reduced
the constraint, which was two-sided, to a single-sided constraint. The price we
pay is twofold: an increase in the latch circuitry and the requirement to bus many
more clock wires around the chip. In VLSI design, we are more concerned with the
added clock wires than with the added transistors, but even doubling the number
of clock wires is a small price to pay for making the design problem merely hard.
We consider a system with multiple clocks. Let $ = { f a , f a , . . - , f a } be
the set of k clocks, where fa — {c7i , Cj2 , C j n}. For any clock fa , we denote the
skew of fa i, intra clock skew Oj, as

(Tj = max{£,- | Vi = 1 , 2 , . . . , n} - min{f,- | Vi = 1 , 2 , . . . , n}
Multiple clocks entering in a subblock are usually very close but still con
sidered as separate entry points. For k clocks entering in a subblock, we define a
superset P o i k sets of terminals a s P = {p i,P 2 , • • • ,Pn}, where each p< is k-tuple
defined as p,- = (cu , c2i, . . . , <:*,), for i = 1 , 2 . . . , n and cy £ f a , j = l , 2 , . . . , k .
Let tji be the arrival time of clock fa at terminal cji, for j = 1 , 2 , . . . , k
,i = 1 , 2 , . . . , n. Then the in ter clock skew of Vp,- G P is defined as
X% = max{tjj | Vj = 1 , 2 , . . . , k } - minfo,-1 Vj = 1 , 2 , . . . , k }
We also define cross skew as
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X* = max{x< | Vi = 1 , 2 , . . . , n} - m in{x,1 Vi = 1 , 2 , . . . ,

71 }

The objective of multiple clock routing system is, thus not only to minimize
<Tj for each clock <fij, but also to minimize x» between each set of clocks and x*, the
cross skew, of multiple clock system. But this is not easy to do, because routing
multiple clocks definitely introduces intersections between clock wires. In this
case, we can make use of VLSI design style. Each time clock signals intersect, one
signal crosses under other signal using polycide. Crossunders are always palced in
polycide because of its low resistance. Crossunders should be minimized, subject
to the constraint that the number of crossunders should be equalized for multiple
clock phases, in order to equalize the signal delays.
Now we briefly discuss the delay characteristics of clocking system to form
a basis for our two clock routing algorithms. Given a clock layout scheme, the
point from which clock signal enters is termed as clock entry point (CEP). The
delay from CEP (root) to any synchronizing device (sink) depends on the wire
length from CEP to the device and the RC constants of the wire segments. The
exact computation of the delay of a clock tree is very difficult. However, it is not
quite difficult to calculate the delay approximately by using the Elmore delay [14].
The Elmore delay is defined as the first order moment of the impulse response
g (t), also known as the inertia:

Considering an interconnection delay model, the time delay T D required
for the output voltage of distributed and lumped R C networks to rise from 0 to
90 percent of their final values are 1.0R C and 2.3R C respectively [6], Accord
ingly, a very good approximation for delay is obtained by combining the resistive
and capacitive terms and weighting them by the appropriate factors as described
earlier.
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Figure 10. (a) A Clock Buffer, (b) An Equivalent Model.

T D = l.QRintCi„t + 2.3(RoCint + R qC q + RintCo)
Using this Elmore delay model, the total clock signal delay T D q can easily
be computed recursively:
TDq =

Y

TDi

1=1 to n

In order to reduce phase delays ( skew) and supply sufficient driving cur
rents, we usually use several levels of clock buffers as shown in Figure 10. The
rectangle in Figure 10 represents a delay element having bj as buffer internal de
lay, bT as buffer output resistor and bc is the buffer input capacitor. A buffer is
basically used to introduce stages s;uch that the subtree capacitance is not carried
over i.e., the equivalent total subtree capacitance as seen at the buffer input is
only bc. Since, the buffer driving resistance and capacitance are small, delay is
reduced.
In the next section, we present the routing algorithm for gate array archi
tecture. If we have gate arrays, it is reasonable to assume that clock pairs are
distributed in a uniform fashion.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

25
3.1

Algorithm for Uniformly Distributed Clock Pairs

In this section, we present an efficient algorithm for H-tree layout of uni
formly distributed clock pairs (UDCP). This algorithm is suitable for regular
structures, such as systolic arrays. Before we formally state the algorithm, we
develop a lower bound on number of crossunders needed to layout multiple clocks
on the same layer. Crossunders are used to avoid the crossing of two different
clock signals. As we have already mentioned that the crossunders increase the the
signal propagation delay, therefore, it is desirable to use a minimum number of
crossunders.
In single phase clock systems, the best way to represent clock distribution
scheme is H-shaped structure (H-tree). When it comes to multiple phase clock
distribution, we can still use H-tree but the resulting fcH-tree has crossunders at
each level whenever they intersect. We have two options at this stage; either we
distribute the signals in such a way that they donot intersect at all or allow inter
sections and have crossunders. Second option is clearly a better option because
first option will involve a longer wire length and thereby greater delay. The second
option has the advantage that crossunders do not increas the chip area, but they
increase the delay. Therfore, it is desirable to minimize the number of crossunders
used to layout the multiple phase clock system.
We now develop a lower bound on the number of crossunders in uniformly
distributed two-phase clock system , then we generalize it for uniformly distributed
A:-phase clock system. Let {p i,P 2 >. • • ,P»} be the set of n pairs, where n = 2h for
h > 2 and p,- = (cu, c2l).
L e m m a 5 Let P = {pi,P 2 >. . . , p „ } be the set of term inal pairs for (f>i and fc ,
where pi = (clt-, c2j). Let H i and H i be two trees form ed by (c u , c12, . . . , ci„) and
(c2i, c22, . . . , c2n) respectively. Then H i and H i will intersect exactly at (n — 1)
different points.
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P r o o f:

We proof above lem m a by induction on h, where h = log2 n. It is easy

to show that for h = 2, i.e., four pairs of clock terminals, H \ and H 2 intersect at
exactly three points.
We assume that the lemma is true for h = (l — 1), we have to show that it
is also true for h = l.
Note that H-tree of 2 1 number of terminals can be formed by merging two
H-trees of 2,_1 number of terminals. Let pi = (cu , C2 1 ) and P2 = (C1 2 , C2 2 ) be two
pairs of clock terminals such that cu and c2i be the roots of two H-trees (running
in parallel) of 2/_1 terminals . Similarly, c12 and c 22 be the roots of two H-trees
(running in parallel) of 2,-x terminals. Note that when we connect cn , C12 and
c2 ii c2 2 j they intersect atthree places (from above argument). Therfore, the total
number of intersections is given by
x

=

2(2&_1 - 1) + 3

=

2h - l

=

n —1

□

Note that every tim e two clock signals cross at a point, we need to place a
crossunder on one of the clock signals. Therefore, using the previous lemma, we
conclude the following lemma:
L e m m a 6 Let P = {p i,P 2 , • • • ,Pn} be a set of uniformly distribwrted clock term i
nals fo r fa and fa where p t = (cu, cn) fo r 1 < i < n . Then we need at least n — 1
crossunders to effectively route <f>1 and fa .
Using the similar argument, we can generalize the above lemma for k
clocks (k > 1).
L em m a 7 Let P = {p i,P 2 , .. • ,p n} be a uniformly distributed se t o f clock pins.
Each pi is a k-tuple (cu, c2it. .. ,c h ).

Then we need at least ?n- ^ ~U ( = 0(n))

crossunders to effectively layout fa, f a , . . . , f a clocks.
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We now present our proposed algorithm in detail. We begin our routing
algorithm by dividing the region recursively, in top down fashion, until each subregion has two pairs. Our algorithm works in two phases. In first phase it builds
the clock tree H \ and H i, simultaneously, using H-tree model in a bottom up
fashion recursively. At each recursive call, we merge two path-balanced subtrees
to get a new tree. We start our algorithm with clock pins (leaf nodes in the tree)
which serve as initial clock entry points. Each time two subtrees are merged, a
new clock entry point is determined.
Let P = {p i,P 2 j • • • ,Pn}> where Pi = (ci,-,C2 ,), and n =
Each of ei,- and C2 ,- represent clock entry point of 4>i and

2h

for h > 1.

respectively. Each

entry point, cy and on, is represented by x- and y-coordinate, which we denote
as (xCu, y cu) and (x C2i, y C2i). Associated with each pair of entry points, pi, is a
unique level 1,1 < I < h where h is the height of the clock tree. The level of clock
terminal pairs is h i.e I = h. We denote the clock terminal pairs pi , P 2 , ■■■, p n
as Pi , P 2 >■• • >Pn> We start by merging two subtrees at level h to get new entry
point (new pair) which is at level h — 1 and so on. We assume, without the loss
of generality, that P i , p \ are paired togeher and p $ ,p \ are paired together. Each
time two clock trees intersect, we need to place crossunder in one of the trees.
We assume that these trees intersect at (®i,yi) and (£ 2 . 2/2 )- The placement of
crossunder is determined by the position of the pairs relative to the center line
lT. If two pairs lie along lT, crossunders are placed in connecting segments, and in
nonconnecting segments otherwise.
In second phase, we balance the number of crossunders as we come from top
to down. In this phase, we consider the segments formed in bottom-up procedure.
Each segment is divided into twohalves and each half is assigned a flag, depending
on whether a particular half has a crossunder or not. A segment obtained by
connecting cj- and

is represented by S{(t-ij+1j and the midpoint of this segment

is c '~ ii. This point divides the segment into two halves; cj.c'jii and
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A flag, set to 1, is used to indicate that a particular half has a crossunder and flag,
set to 0, is used to indicate that a particular half does not have a crossunder. We
represent flag of

as J7! ^ and the flag attached to c ^ c ^ i + i ) is represented

as ^rj±ii+1. We now formally present algorithm denoted as T C R Q .
A lg o r ith m T C R ()
Input: n pairs of clock pins.
output: H \ and H<i with zero skew.

/* Phase 1: * /
for

1

= ft to

1

do

i = 1
for k =

1

to 2 h d o

pi = p'; pi =

p !+i ;

/* pi = (cn>c2 i) and p '2 = (ci 2 ,c 22) * /
=

^ 2 ( i,» + l)

\ / ( X CU

—

®C, (i+ 1 )) 2 +

® c2 ( i + l ) )

\ / ( X Cii

{ y C li —

"i" { l / c 2 i

P c 1 (l+ 1 )) 2 ;

P c j(j+ 1 ) )

i

= 5 i(M+i)/2;
i i k i = 5 2«,.+i ) / 2;
P (<-fi) = (C! (i+1) l Cl (i+1) )i

if

2

A

(1 7 ^ ft)

th e n

if

2

*

2

th en
P lace-crossu n der(H i, (®i> l/i));
P la ce jctos sunder ( /f 2, (a:2, y2));

e lse
P lace.crossu n der(H 2 , (* i, P i));
P lace.crossu n der(H i, (z 2, y2));
z = i +

2;
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/* Phase 2: * /
for I = 2 to h d o
i = 1
for & =

1

to 2 h d o

for j =

1

to

2

( ^ (i±i) =

do
1

a n d ^ l(i± i)(i+1) =

) th e n

0

let (x i,i/i) be a point on c j^ c j.(i+l)
P lace-crossun der(H j, (xi, yi));
e lse i f

i) =

0

a n d ^ i ± 1)(i+1) =

1)

th e n

let ( xi , yi ) be a point on ct.c'.T+i
32
P lace-crossun der(H j, (xi, yi));
i = i+

2

;

end.

T h e o r e m 4 Algorithm TCR routes two phase clock with zero skew in 0 ( n ) time.
P ro o f: Notice that algorithm TCR is based on H-tree layout model, which is
linear in nature [13]. At each level of recursion, H-tree is formed and later on
crossunder placement is decided. All these operations take linear time, hence our
algorithm is linear in n, where n is the number of clock pairs.
Figure 11 illustrates the algorithm for uniformly distributed pairs of clock
terminals. In practice, clock pins are randomly distributed having different ca
pacitive loadings. In next section, we extend above result to handle randomly
distributed pins where the capacitive loading of each pins plays a great role in
determiningthe entry points.
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Figure 11. Example of Layout Generated by Algorithm TCR.
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CHAPTER IV
EXPERIMENTAL RESULTS
The algorithm fc-PCT( ) was implemented in C programming language
on SUN SPARC station

1

+.

The algorithm was tested for MCNC industrial

benchmarks Primary 1 and Primary 2. The algorithm was also tested for some
random examples. To compare our results, we also implemented the algorithm
PCR [11]. Figure 12 shows the layout generated by fc-PCT for Primary 2. Note
that the results obtained by our algorithm fc-PCT are listed for k = 3.
Table 1 shows the results of our algorithm for randomly generated examples
for clock pins ranging from 32 to 128. It compares the maximum path and total
wirelength (WL) for each example. Notice that the maximum path remains same

yy

Niy

XZL% ^

Figure 12. Layout for Primary 2, Generated by &-PCT ( ) for Jfe=3.
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Table 1
Result of Algorithm fc-PCR for Randomly Generated Examples
32

128

max. path

WL

max. path

WL

max. path

WL

k=0

3.56

23.63

5.44

69.73

5.43

122.76

k=1

3.56

24.54

5.44

67.61

5.43

110.53

II
to

64

3.56

25.48

5.44

61.65

5.43

101.64

CO
II

3.56

29.54

5.44

64.75

5.43

94.91

k=4

3.56

32.70

5.44

72.71

5.43

121.51

for every value of fc. The total wirelength, however, decreases as k increases for
Primary 2.
The results by our algorithm fc-PCT() on Primary 1 and Primary 2, when
compared with obtained by existing algorithms, Me listed in Table 2. The results
show that reduction of 10% in total wirelength and 14% reduction in maximum
delay is achieved by fc-PCT().

Table 2
Comparison of fc-PCR W ith the Existing Algorithms
Primary

Primary 2

1

GM

MMM

PCR

fc-PCR

GM

MMM

PCR

fc-PCR

Planarity

no

no

yes

yes

no

no

yes

yes

Max. path

7.51

7.24

6.03

6.03

11.58

13.05

9.96

9.96

TWL

154

162

190

162

377

406

470

428
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CHAPTER V
CONCLUSION
In high performance systems, clock delay and clock skew are the key issues
on which the system performance depends. Existing algorithms for clock routing
minimize or eliminate the clock skew and completely ignore the clock delay. In
this thesis, an efficient clock router has been developed, which generates planar
clock trees with minimal delay, zero skew and minimum wirelength. Thus, our
clock routing algorithm is best suited for high performance systems. Since, our
algorithm generates planar clock trees, it can easily be implemented in a single
m etal layer. For large design, the clock is routed in multiple phases. Therefore,
multiple clock routing is vital for such designs. We also developed crossunder
distribution scheme for such systems.
Experimental results prove that our routing algorithms are practical in
nature, and hence we expect that the proposed clock routing algorithms will be
widely used for high performance VLSI systems.
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